Modeling Stencil Computations on Modern HPC Architectures

Raúl de la Cruz¹ and Mauricio Araya-Polo²

delacruz@bsc.es, mauricio.araya@shell.com

Barcelona Supercomputing Center (BSC-CNS), Barcelona (Spain)¹ Shell Intl. E&P Inc., Houston, Texas (USA)²

Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (SC14) New Orleans, LA, USA, November 16th, 2014

Overview

Stencil in a Nutshell

- 2 Motivation: Modeling Stencil Performance
- 3 Stencil Performance Model: Base
- 4 Stencil Performance Model: Extended
 - Cache Interference Phenomena
 - Multi-core Considerations
 - Prefetching Approach
 - Stencil Optimizations

Model Validation

- Cache Miss Prediction
- Optimization Techniques
- Core Efficiency in SMT Mode

Conclusions & Future Work

Stencil in a Nutshell

Finite Difference Method

- 1: Domain decomposition of mesh
- 2: for time = 0 to time_{end} do
- 3: Read Input
- 4: Pre-processing
- 5: Inject source
- 6: Apply boundary conditions
- 7: for all points in my domain do
 - Stencil computation (X^t)
- 9: end for

8.

- 10: Exchange overlapped points
- 11: Post-processing
- 12: Write Output
- 13: end for
 - Load balancing
 - Kernel computation
 - Intra/inter-node communication

Stencil Computation

$$k = \ell \text{ to } Y - \ell \text{ do}$$
for $j = \ell \text{ to } X - \ell \text{ do}$
for $j = \ell \text{ to } Z - \ell \text{ do}$
for $i = \ell \text{ to } Z - \ell \text{ do}$

$$\mathcal{X}_{i,j,k}^{t} = C_0 * \mathcal{X}_{i,j,k}^{t-1}$$

$$+ C_{Z1} * (\mathcal{X}_{i,-1,j,k}^{t-1} + \mathcal{X}_{i+1,j,k}^{t-1}) + \dots + C_{Z\ell} * (\mathcal{X}_{i,-\ell,j,k}^{t-1} + \mathcal{X}_{i+\ell,j,k}^{t-1} + \mathcal{X}_{i,j-\ell,k}^{t-1} + \mathcal{X}_{i,j+1,k}^{t-1}) + \dots + C_{X\ell} * (\mathcal{X}_{i,j-\ell,k}^{t-1} + \mathcal{X}_{i,j,k+\ell}^{t-1} + \mathcal{C}_{Y1} * (\mathcal{X}_{i,j-1,k}^{t-1} + \mathcal{X}_{i,j+1,k}^{t-1}) + \dots + C_{Y\ell} * (\mathcal{X}_{i,j,k-\ell}^{t-1} + \mathcal{X}_{i,j,k+\ell}^{t-1} + \mathcal{C}_{Y1} + \mathcal{C}_{Y1} * (\mathcal{X}_{i,j,k-1}^{t-1} + \mathcal{X}_{i,j,k+1}^{t-1}) + \dots + C_{Y\ell} * (\mathcal{X}_{i,j,k-\ell}^{t-1} + \mathcal{X}_{i,j,k+\ell}^{t-1})$$



for



Raúl de la Cruz (BSC-CNS)

Stencil in the Academia & Industry



Raúl de la Cruz (BSC-CNS)

Stencil Performance Challenges

Two main challenges:

Low FLOPs/Memory ratio





Overview

Stencil in a Nutshell

Motivation: Modeling Stencil Performance

- 3 Stencil Performance Model: Base
- 4 Stencil Performance Model: Extended
 - Cache Interference Phenomena
 - Multi-core Considerations
 - Prefetching Approach
 - Stencil Optimizations

Model Validation

- Cache Miss Prediction
- Optimization Techniques
- Core Efficiency in SMT Mode

Conclusions & Future Work

Motivation: Modeling Stencil Performance



- Which one/combination of these should be implemented?
- How much performance improvement can be expected?
- Brute force (autotuning) is too expensive (combinatorial explosion, code management) then modeling seems to be a valid alternative

Overview

- Stencil in a Nutshell
- Motivation: Modeling Stencil Performance
- 3 Stencil Performance Model: Base
- 4 Stencil Performance Model: Extended
 - Cache Interference Phenomena
 - Multi-core Considerations
 - Prefetching Approach
 - Stencil Optimizations

Model Validation

- Cache Miss Prediction
- Optimization Techniques
- Core Efficiency in SMT Mode
- Conclusions & Future Work

Stencil Performance Model: Base Model I



Basic considerations:

- Computation bottleneck is negligible (low FP/Byte) and reads dominate
- No cache interferences between instructions and data
- *P_{read}* (2 * *l* + 1) *Z*-*X* planes from X^{t-1} to compute one X^t output plane (*P_{write}*)
- S_{total} = P_{read} × S_{read} + P_{write} × S_{write}, being S_{read} = II × JJ and S_{write} = I × J
- Three memory groups are established

$$T_{total} = \underbrace{T_{L1}}_{first} + \underbrace{\cdots + T_{Li} + \cdots + T_{Ln}}_{intermediate} + \underbrace{T_{Memory}}_{last}$$

What are the $Hits_{Li}$ and $Misses_{Li}$ for each hierarchy level?

J (Xaxis)

2*1×

axis)

N

Stencil Performance Model: Base Model II



Several data are involved in a stencil comput .:

- Grid points (Input: \mathcal{X}^{t-1} , Output: \mathcal{X}^{t})



 $_{es}$ and ℓ parameter:

$$egin{aligned} extsf{Misses}_{Li}^{cline} &= \lceil II/W
ceil * JJ * KK * nplanes_{Li} \ extsf{Misses}_{Li}^{cline} &= extsf{Misses}_{Li-1}^{cline} - extsf{Misses}_{Li}^{cline} \ extsf{T}_{Li}^{cline} &= extsf{cacheline}/Bw_{Li}^{read} \ extsf{T}_{Li} &= extsf{Miss}_{Li}^{cline} * extsf{T}_{Li}^{cline} \end{aligned}$$

• *nplanes*_{Li}: $II \times JJ$ planes read from Li + 1 for each k iteration

(Basic model description in ICCS-iWAPT2011 paper)





Raúl de la Cruz (BSC-CNS)

Stencil Computations Models on HPC

PMBS14 Workshop (SC14) 12 / 28





Raúl de la Cruz (BSC-CNS)

Overview

- Stencil in a Nutshell
- 2 Motivation: Modeling Stencil Performance
- 3 Stencil Performance Model: Base
 - Stencil Performance Model: Extended
 - Cache Interference Phenomena
 - Multi-core Considerations
 - Prefetching Approach
 - Stencil Optimizations

Model Validation

- Cache Miss Prediction
- Optimization Techniques
- Core Efficiency in SMT Mode
- Conclusions & Future Work

Stencil Model: Cache Interference Phenomena

- Add full 3C (compulsory, conflict and capacity) misses detection
- Convert the model from a discrete to a continuum space



Raúl de la Cruz (BSC-CNS)

Stencil Model: from Single-core to Multi-core

STREAM2 benchmark must mimic stencil environment:

- Read Bw (DOT kernel), Write Bw (FILL kernel)
- Number of threads and their pinning to cores
- Memory alignment, temporal or non-temporal writes, SISD/SIMD ISA
- Shared resources → *size*_{Li} = *N*/*nthreads*_{core}



Raúl de la Cruz (BSC-CNS)

Stencil Model: Prefetching Effect

Gabriel Marin, Collin McCurdy, and Jeffrey S. Vetter.

Diagnosis and optimization of application prefetching performance. (ICS '13)

 $\textit{DC}_{\textit{effectiveness}} = \textit{DC}_\textit{Req}_\textit{PF}/\textit{DC}_\textit{Req}_\textit{All} \in [0,1]$



Stencil Model: Spatial Blocking Optimization

Traverse the domain in $TI \times TJ \times TK$ blocks:

$$I = [TI/W] \times W, \qquad J = TJ, \qquad K = TK,$$

$$II = [(TI+2 \times \ell)/W] \times W, \quad JJ = TJ+2 \times \ell, \quad KK = TK+2 \times \ell$$

New *II* and *JJ* are used for $R_{1,2,3,4}$ to estimate *nplanes*_{Li}:

 $\textit{Misses}_{\textit{Li}}^{[S,\textit{NS}]} = \lceil \textit{II}/\textit{W} \rceil \times \textit{JJ} \times \textit{KK} \times \textit{nplanes}_{\textit{Li}}^{[S,\textit{NS}]} \times \textit{NB}$,

Consider penalties on caches with prefetching (may disrupt memory access and increase data transfers): $Misses_{Li}^{NS} \stackrel{+}{=} TP \times JJ \times KK \times nplanes_{Li}^{NS} \times NB$, if $II/W \ge TP$ $Misses_{Li}^{S} \stackrel{+}{=} LAP \times JJ \times KK \times nplanes_{Li}^{S} \times NB$, if $II/W \ge TP$

Stencil Model: Semi-stencil Optimization



Semi-stencil can be modeled by setting the Z-X planes read/written

$$P_{read} = \overbrace{\ell+1}^{\chi^{l-1}} + \overbrace{1}^{\chi^{l}} P_{write} = \overbrace{2}^{\chi^{l}} \text{ if } \neg R_{4}$$
$$P_{read} = \ell + 1 + 2, \quad P_{write} = 3, \quad \text{if } R_{4}$$

Raúl de la Cruz (BSC-CNS)

Overview

- Stencil in a Nutshell
- 2 Motivation: Modeling Stencil Performance
- 3 Stencil Performance Model: Base
- 4 Stencil Performance Model: Extended
 - Cache Interference Phenomena
 - Multi-core Considerations
 - Prefetching Approach
 - Stencil Optimizations

Model Validation

- Cache Miss Prediction
- Optimization Techniques
- Core Efficiency in SMT Mode

Conclusions & Future Work

Model Validation: Experiments on Intel Xeon Phi

Parameters	Range of values	
Naive sizes $(I \times J \times K)$ Rivera sizes $(I \times J \times K)$ Stencil sizes (ℓ)	$8\times8\times128\ldots2048\times1024\times128$ 512 \times 2048 \times 128 1, 2, 4 and 7 (7, 13, 25 and 43-point)	
Algorithms	{Naive, Rivera} \times {Classical, <i>Semi-stencil</i> }	
Block sizes (<i>TI</i> and <i>TJ</i>)	{8, 16, 24, 32, 64, 128, 256, 512, 1024, 1536, 2048}	
SMT configuration	1, 2 and 4 threads x Core	



Description	Intel Xeon Phi Events	Time Cost Formulas
Cycles L1 Reads L1 Misses	CPU_CLK_UNHALTED VPU_DATA_READ VPU_DATA_READ_MISS	$T_{L1} = (L1 \text{ Reads} - L1 \text{ Misses}) \times Bw_{L1}^{cline}$ $T_{L2} = Bw_{L2}^{cline} \times (L1 \text{ Misses} - L2 \text{ Misses} - (L2 \text{ Prefetches} - L2 \text{ Writes} \times \text{Pref Eff})$
L2 Misses	L2_DATA_READ_MISS_ MEM_FILL	$T_{Mem} = L2 \text{ Misses } \times Bw_{Mem}^{NS} + Bw_{Mem}^{S} \times (L2 \text{ Prefetches - } L2 \text{ Writes } \times \text{ Pref Eff})$
L2 Prefetches L2 Writes	HWP_L2MISS L2_WRITE_HIT	$T_{Writes} = L2 Writes \times Pref Eff \times Bw^{S}_{Write} + L2 Writes \times (1 - Pref Eff) \times Bw^{NS}_{Write}$

Model Validation: Cache Misses (Naive case, $\ell = 4$)



Raúl de la Cruz (BSC-CNS)

Model Validation: Time Prediction (Naive case, $\ell = 7$)



Raúl de la Cruz (BSC-CNS)

Model Validation: Blocking & Semi-stencil ($\ell = 1, 7$)



Raúl de la Cruz (BSC-CNS)

Model Validation: Core Efficiency in SMT Mode



- Decide best SMT configuration to be conducted
- Predict cache and prefetching contention (due to ℓ and $II \times JJ$)

Raúl de la Cruz (BSC-CNS)

Conclusions:

- This model includes multi- and many-core support
- Robust hardware prefetching modeling (*prefetching effectiveness*)
- Considers cache interference phenomena (3C misses)
- Extended with stencil optimizations (blocking and Semi)
- Most results have a high accuracy (rel. error 5-15%)
- Core efficiency predictor (best SMT configuration)

Future work:

- Temporal blocking as optimization method.
- Different thread domain decomposition strategies

Questions



Copyright 2013. Barcelona Supercomputing Center - BSC

Raúl de la Cruz (BSC-CNS)

Auto-tuning blocking parameters



TX parameter

State of the Art - The most popular





Raúl de la Cruz (BSC-CNS)