



FRIEDRICH-ALEXANDER
UNIVERSITÄT
ERLANGEN-NÜRNBERG
FACULTY OF ENGINEERING

Automatic Throughput and Critical Path Analysis of x86 and ARM Assembly Kernels

J. Laukemann, J. Hammer, G. Hager, G. Wellein

OS | ACA



1. Analytic Performance Modeling

Why?

Assumptions & Related Tools

2. Throughput & Latency - Nomenclature

Definition of Throughput, Critical Path and Loop-Carried Dependency



3. OSACA: Automating the in-core model construction

Overview, Structure and Output


4. Gauss-Seidel-Method Example

5. Future Work

- How fast can my kernel run *at best*?
- What are the relevant hardware bottlenecks?
- Apply simplified model of underlying hardware
 - **In-core execution**
 - Data transfer
 - Combining execution and data transfer



- How fast can my kernel run *at best*?
- What are the relevant hardware bottlenecks?
- Apply simplified model of underlying hardware
 - **In-core execution**
 - Data transfer
 - Combining execution and data transfer



1. All Data in L1
2. Average distribution of port scheduling


	OSACA vo.2 ¹	OSACA vo.3	IACA ² (EoL)	LLVM-MCA ³
Throughput	✓	✓	✓	✓
Critical Path	✗	✓	✗	☹
Loop-Carried Dependencies	✗	✓	✗	☹

¹ Presented at PMBS18

² Intel Architecture Code Analyzer (<https://software.intel.com/en-us/articles/intel-architecture-code-analyzer>)

³ LLVM Machine Code Analyzer (<https://llvm.org/docs/CommandGuide/llvm-mca.html>)

Throughput & Latency




- Dependencies within loop
- No loop-carried dependencies

TP: Throughput

CP: Critical Path

Throughput & Latency





- Dependencies within loop
- No loop-carried dependencies

TP: Throughput

CP: Critical Path

Throughput & Latency




- Dependencies within loop
- No loop-carried dependencies

TP: Throughput

CP: Critical Path




Throughput & Latency




- Dependencies within loop
- No loop-carried dependencies

TP: Throughput
CP: Critical Path




Throughput & Latency




- Dependencies within loop
- No loop-carried dependencies

TP: Throughput
CP: Critical Path




Throughput & Latency




- Dependencies within loop
- No loop-carried dependencies

TP: Throughput
CP: Critical Path




Throughput & Latency




- Dependencies within loop
- No loop-carried dependencies

TP: Throughput
CP: Critical Path



Throughput & Latency




- Dependencies within loop
- Loop-carried dependencies

TP: Throughput


CP: Critical Path

LCD: Loop-Carried Dependency

Throughput & Latency



- Dependencies within loop
- Loop-carried dependencies




TP: Throughput

CP: Critical Path


LCD: Loop-Carried Dependency



Throughput & Latency



- Dependencies within loop
- Loop-carried dependencies




TP: Throughput


CP: Critical Path

LCD: Loop-Carried Dependency

Throughput & Latency



- Dependencies within loop
- Loop-carried dependencies




TP: Throughput

CP: Critical Path


LCD: Loop-Carried Dependency

Throughput & Latency



TP assumption
not sufficient

- Dependencies within loop
- Loop-carried dependencies




TP: Throughput

CP: Critical Path

LCD: Loop-Carried Dependency

Throughput & Latency




TP: 1 cy

TP: Throughput


CP: Critical Path

LCD: Loop-Carried Dependency

Throughput & Latency



TP: 1 cy




TP: Throughput


CP: Critical Path

LCD: Loop-Carried Dependency

Throughput & Latency




TP: 1 cy




TP: Throughput
CP: Critical Path
LCD: Loop-Carried Dependency

Throughput & Latency





TP: 1 cy



TP: Throughput
CP: Critical Path
LCD: Loop-Carried Dependency

Throughput & Latency



Marked Assembly

x86

```
movl    $111,%ebx    #START MARKER
.byte   100,103,144  #START MARKER
.L22:
vmovapd 0(%r13,%rax),%ymm0
vfmadd213pd (%r14,%rax),%ymm1,%ymm0
vmovapd %ymm0,(%r12,%rax)
addq    $32,%rax
cmpq    %rax,%r15
jne     .L22
movl    $222,%ebx    #END MARKER
.byte   100,103,144  #END MARKER
```

arm

```
mov     x1,#111      //START
.byte   213,3,32,31 //START
.L18:
ldr     q2, [x20, x0]
ldr     q1, [x21, x0]
fmla   v1.2d, v2.2d, v0.2d
str     q1, [x19, x0]
add     x0, x0, #16
cmp     x22, x0
bne    .L18
mov     x1,#222      //END
.byte   213,3,32,31 //END
```

Marked Assembly


x86

```
movl    $111,%ebx    #START MARKER
.byte   100,103,144  #START MARKER
.L22:
vmovapd 0(%r13,%rax),%ymm0
vfmadd213pd (%r14,%rax),%ymm1,%ymm0
vmovapd %ymm0,(%r12,%rax)
addq    $32,%rax
cmpq    %rax,%r15
jne     .L22
movl    $222,%ebx    #END MARKER
.byte   100,103,144  #END MARKER
```

arm

```
mov     x1,#111      //START
.byte   213,3,32,31 //START
.L18:
ldr     q2, [x20, x0]
ldr     q1, [x21, x0]
fmla   v1.2d, v2.2d, v0.2d
str     q1, [x19, x0]
add     x0, x0, #16
cmp     x22, x0
bne    .L18
mov     x1,#222      //END
.byte   213,3,32,31 //END
```

Intel Cascade Lake



Marked Assembly

x86

```
movl    $111,%ebx    #START MARKER
.byte  100,103,144  #START MARKER
.L22:
vmovapd 0(%r13,%rax),%ymm0
vfmadd213pd (%r14,%rax),%ymm1,%ymm0
vmovapd %ymm0,(%r12,%rax)
addq    $32,%rax
cmpq    %rax,%r15
jne     .L22
movl    $222,%ebx    #END MARKER
.byte  100,103,144  #END MARKER
```

arm

```
mov     x1,#111      //START
.byte  213,3,32,31 //START
.L18:
ldr     q2, [x20, x0]
ldr     q1, [x21, x0]
fmla   v1.2d, v2.2d, v0.2d
str     q1, [x19, x0]
add     x0, x0, #16
cmp     x22, x0
bne    .L18
mov     x1,#222      //END
.byte  213,3,32,31 //END
```

Machine Files / Databases

```
load_latency: {gpr: 4, xmm: 4, ymm: 4, zmm: 4}
load_throughput: {port_pressure: [0,0,0,0.5 ... ,0]}
```

- name: vfmadd213pd
operands:
 - class: "register"
name: "ymm"
source: true
destination: false
 - class: "register"
name: "ymm"
source: true
destination: false
 - class: "register"
name: "ymm"
source: true
destination: true

throughput: 0.5

latency: 4 # 0 DV 1 2 D 3 D 4 5 6 7

port_pressure: [0.5,0,0.5,0.5,0.5,0.5,0.5,0,0,0,0]

Marked Assembly

x86

```
movl    $111,%ebx    #START MARKER
.byte   100,103,144  #START MARKER
.L22:
vmovapd 0(%r13,%rax),%ymm0
vfmadd213pd (%r14,%rax),%ymm1,%ymm0
vmovapd %ymm0,(%r12,%rax)
addq    $32,%rax
cmpq    %rax,%r15
jne     .L22
movl    $222,%ebx    #END MARKER
.byte   100,103,144  #END MARKER
```

arm

```
mov     x1,#111      //START
.byte   213,3,32,31 //START
.L18:
ldr     q2, [x20, x0]
ldr     q1, [x21, x0]
fmla   v1.2d, v2.2d, v0.2d
str     q1, [x19, x0]
add     x0, x0, #16
cmp     x22, x0
bne    .L18
mov     x1,#222      //END
.byte   213,3,32,31 //END
```

Machine Files / Databases

```
load_latency: {gpr: 4, xmm: 4, ymm: 4, zmm: 4}
load_throughput: {port_pressure: [0,0,0,0.5 ... ,0]}
```

- name: vfmadd213pd
operands:
 - class: "register"
name: "ymm"
source: true
destination: false
 - class: "register"
name: "ymm"
source: true
destination: false
 - class: "register"
name: "ymm"
source: true
destination: true

```
throughput: 0.5
latency: 4    # 0 DV 1 2 D 3 D 4 5 6 7
port_pressure: [0.5,0,0.5,0.5,0.5,0.5,0.5,0,0,0,0]
```

Marked Assembly

x86

```
movl    $111,%ebx    #START MARKER
.byte  100,103,144  #START MARKER
.L22:
vmovapd 0(%r13,%rax),%ymm0
vfmadd213pd (%r14,%rax),%ymm1,%ymm0
vmovapd %ymm0,(%r12,%rax)
addq    $32,%rax
cmpq    %rax,%r15
jne     .L22
movl    $222,%ebx    #END MARKER
.byte  100,103,144  #END MARKER
```

arm

```
mov     x1,#111      //START
.byte  213,3,32,31 //START
.L18:
ldr     q2, [x20, x0]
ldr     q1, [x21, x0]
fmla   v1.2d, v2.2d, v0.2d
str     q1, [x19, x0]
add     x0, x0, #16
cmp     x22, x0
bne    .L18
mov     x1,#222      //END
.byte  213,3,32,31 //END
```

Machine Files / Databases

```
load_latency: {gpr: 4, xmm: 4, ymm: 4, zmm: 4}
load_throughput: {port_pressure: [0,0,0,0.5 ... ,0]}
- name: vfmadd213pd
  operands:
  - class: "register"
    name: "ymm"
    source: true
    destination: false
  - class: "register"
    name: "ymm"
    source: true
    destination: false
  - class: "register"
    name: "ymm"
    source: true
    destination: true
throughput: 0.5
latency: 4 # 0 DV 1 2 D 3 D 4 5 6 7
port_pressure: [0.5,0,0.5,0.5,0.5,0.5,0.5,0,0,0,0]
```

OSACA Workflow: Output


Combined Analysis Report

	0 - 0DV	1	Port pressure in cycles				4	5	6	7	CP	LCD
			2 - 2D	3 - 3D								
179												
180			0.50	0.50	0.50	0.50					4.0	
181	0.50	0.50	0.50	0.50	0.50	0.50					4.0	
182			0.50		0.50		1.00				5.0	
183	0.25	0.25						0.25	0.25			1.0
184	0.25	0.25						0.25	0.25			
185												
	1.00	1.00	1.50	1.00	1.50	1.00	1.00	0.50	0.50		13.0	1.0

```
.L22:
vmovapd 0(%r13,%rax), %ymm0
vmfadd213pd (%r14,%rax),%ymm1,%ymm0
vmovapd %ymm0, (%r12,%rax)
addq $32, %rax
cmpq %rax, %r15
* jne .L22
```

Loop-Carried Dependencies Analysis Report

183 | 1.0 | addq \$32, %rax | [183]




OSACA Workflow: Output

Combined Analysis Report

Port pressure in cycles											CP	LCD	
	0 - 0DV	1	2 - 2D	3 - 3D	4	5	6	7					
179													
180			0.50	0.50	0.50	0.50					4.0		.L22: vmovapd 0(%r13,%rax), %ymm0
181	0.50	0.50	0.50	0.50	0.50	0.50					4.0		vmfadd213pd (%r14,%rax),%ymm1,%ymm0
182			0.50		0.50		1.00				5.0		vmovapd %ymm0, (%r12,%rax)
183	0.25	0.25						0.25	0.25			1.0	addq \$32, %rax
184	0.25	0.25						0.25	0.25				cmpq %rax, %r15
185													* jne .L22
	1.00	1.00	1.50	1.00	1.50	1.00	1.00	0.50	0.50		13.0	1.0	

Loop-Carried Dependencies Analysis Report

183 | 1.0 | addq \$32, %rax | [183]




OSACA Workflow: Output

Combined Analysis Report

Port pressure in cycles												
	0 - 0DV	1	2 - 2D	3 - 3D	4	5	6	7	CP	LCD		
179												.L22:
180			0.50	0.50	0.50	0.50			4.0			vmovapd 0(%r13,%rax), %ymm0
181	0.50	0.50	0.50	0.50	0.50	0.50			4.0			vmfadd213pd (%r14,%rax),%ymm1,%ymm0
182			0.50		0.50		1.00		5.0			vmovapd %ymm0, (%r12,%rax)
183	0.25	0.25						0.25	0.25		1.0	addq \$32, %rax
184	0.25	0.25						0.25	0.25			cmpq %rax, %r15
185												* jne .L22
	1.00	1.00	1.50	1.00	1.50	1.00	1.00	0.50	0.50		13.0	1.0

Loop-Carried Dependencies Analysis Report

183 | 1.0 | addq \$32, %rax | [183]



OSACA Workflow: Output


Combined Analysis Report

	0 - 0DV	1	Port pressure in cycles				4	5	6	7	CP	LCD
			2 - 2D	3 - 3D								
179												
180			0.50	0.50	0.50	0.50					4.0	
181	0.50	0.50	0.50	0.50	0.50	0.50					4.0	
182			0.50		0.50		1.00				5.0	
183	0.25	0.25						0.25	0.25			1.0
184	0.25	0.25						0.25	0.25			
185												
	1.00	1.00	1.50	1.00	1.50	1.00	1.00	0.50	0.50		13.0	1.0

```
.L22:
vmovapd 0(%r13,%rax), %ymm0
vmfadd213pd (%r14,%rax),%ymm1,%ymm0
vmovapd %ymm0, (%r12,%rax)
addq $32, %rax
cmpq %rax, %r15
* jne .L22
```

Loop-Carried Dependencies Analysis Report

183 | 1.0 | addq \$32, %rax | [183]



OSACA Workflow: Output


Combined Analysis Report

	0 - 0DV	1	Port pressure in cycles				4	5	6	7	CP	LCD
			2 - 2D	3 - 3D								
179												
180			0.50	0.50	0.50	0.50					4.0	
181	0.50	0.50	0.50	0.50	0.50	0.50					4.0	
182			0.50		0.50		1.00				5.0	
183	0.25	0.25						0.25	0.25			1.0
184	0.25	0.25						0.25	0.25			
185												
	1.00	1.00	1.50	1.00	1.50	1.00	1.00	0.50	0.50		13.0	1.0


```
.L22:
vmovapd 0(%r13,%rax), %ymm0
vmfadd213pd (%r14,%rax),%ymm1,%ymm0
vmovapd %ymm0, (%r12,%rax)
addq $32, %rax
cmpq %rax, %r15
* jne .L22
```

Loop-Carried Dependencies Analysis Report

183 | 1.0 | addq \$32, %rax | [183]



- Limited by loop-carried dependency
- Create code with `-Ofast`, `-funroll-loops`
(+ *architecture specific flags*)
- Analyze for Intel Cascade Lake,
AMD Zen and
Marvell ThunderX2




```
do it=1, itmax
  do k=1, kmax-1
    do i=1, imax-1
      phi(i,k,t0) = 0.25 * (
        phi(i,k-1,t0) + phi(i+1,k,t0) +
        phi(i,k+1,t0) + phi(i-1,k,t0))
    do
  do
do
```

Gauss-Seidel Method Example

```
mov x1, #111 // START MARKER
.byte 213,3,32,31 // START MARKER
.L20:
ldr d31, [x15, x18, lsl 3]
ldr d0, [x15, 8]
mov x14, x15
add x16, x15, 24
ldr d2, [x15, x30, lsl 3]
add x15, x15, 32
fadd d1, d31, d0
fadd d3, d1, d30
fadd d4, d3, d2
fmul d5, d4, d9
str d5, [x14], 8
ldr d6, [x14, x18, lsl 3]
ldr d16, [x14, 8]
add x13, x14, 8
ldr d7, [x14, x30, lsl 3]
fadd d17, d6, d16
fadd d18, d17, d5
fadd d19, d18, d7
fmul d20, d19, d9
str d20, [x15, -24]
```


```
ldr d21, [x13, x18, lsl 3]
ldr d23, [x14, 16]
ldr d22, [x13, x30, lsl 3]
fadd d24, d21, d23
fadd d25, d24, d20
fadd d26, d25, d22
fmul d27, d26, d9
str d27, [x14, 8]
ldr d30, [x15]
ldr d28, [x16, x18, lsl 3]
ldr d29, [x16, x30, lsl 3]
fadd d31, d28, d30
fadd d2, d31, d27
fadd d0, d2, d29
fmul d30, d0, d9
str d30, [x15, -8]
cmp x7, x15
bne .L20
mov x1, #222 // END MARKER
.byte 213,3,32,31 // END MARKER
```



Gauss-Seidel Method Example

```
mov    x1, #111    // START MARKER
.byte 213,3,32,31 // START MARKER
.L20:
ldr    d31, [x15, x18, lsl 3]
ldr    d0, [x15, 8]
mov    x14, x15
add    x16, x15, 24
ldr    d2, [x15, x30, lsl 3]
add    x15, x15, 32
fadd   d1, d31, d0
fadd   d3, d1, d30
fadd   d4, d3, d2
fmul   d5, d4, d9
str    d5, [x14], 8
ldr    d6, [x14, x18, lsl 3]
ldr    d16, [x14, 8]
add    x13, x14, 8
ldr    d7, [x14, x30, lsl 3]
fadd   d17, d6, d16
fadd   d18, d17, d5
fadd   d19, d18, d7
fmul   d20, d19, d9
str    d20, [x15, -24]
```


```
ldr    d21, [x13, x18, lsl 3]
ldr    d23, [x14, 16]
ldr    d22, [x13, x30, lsl 3]
fadd   d24, d21, d23
fadd   d25, d24, d20
fadd   d26, d25, d22
fmul   d27, d26, d9
str    d27, [x14, 8]
ldr    d30, [x15]
ldr    d28, [x16, x18, lsl 3]
ldr    d29, [x16, x30, lsl 3]
fadd   d31, d28, d30
fadd   d2, d31, d27
fadd   d0, d2, d29
fmul   d30, d0, d9
str    d30, [x15, -8]
cmp    x7, x15
bne    .L20
mov    x1, #222    // END MARKER
.byte 213,3,32,31 // END MARKER
```



Gauss-Seidel Method Example

```
mov    x1, #111      // START MARKER
.byte 213,3,32,31 // START MARKER
.L20:
ldr    d31, [x15, x18, lsl 3]
ldr    d0, [x15, 8]
mov    x14, x15
add    x16, x15, 24
ldr    d2, [x15, x30, lsl 3]
add    x15, x15, 32
fadd   d1, d31, d0
fadd   d3, d1, d30
fadd   d4, d3, d2
fmul   d5, d4, d9
str    d5, [x14], 8
ldr    d6, [x14, x18, lsl 3]
ldr    d16, [x14, 8]
add    x13, x14, 8
ldr    d7, [x14, x30, lsl 3]
fadd   d17, d6, d16
fadd   d18, d17, d5
fadd   d19, d18, d7
fmul   d20, d19, d9
str    d20, [x15, -24]
```


```
ldr    d21, [x13, x18, lsl 3]
ldr    d23, [x14, 16]
ldr    d22, [x13, x30, lsl 3]
fadd   d24, d21, d23
fadd   d25, d24, d20
fadd   d26, d25, d22
fmul   d27, d26, d9
str    d27, [x14, 8]
ldr    d30, [x15]
ldr    d28, [x16, x18, lsl 3]
ldr    d29, [x16, x30, lsl 3]
fadd   d31, d28, d30
fadd   d2, d31, d27
fadd   d0, d2, d29
fmul   d30, d0, d9
str    d30, [x15, -8]
cmp    x7, x15
bne    .L20
mov    x1, #222      // END MARKER
.byte 213,3,32,31 // END MARKER
```



Gauss-Seidel Method Example

```
mov    x1, #111    // START MARKER
.byte 213,3,32,31 // START MARKER
.L20:
ldr    d31, [x15, x18, lsl 3]
ldr    d0, [x15, 8]
mov    x14, x15
add    x16, x15, 24
ldr    d2, [x15, x30, lsl 3]
add    x15, x15, 32
fadd   d1, d31, d0
fadd   d3, d1, d30
fadd   d4, d3, d2
fmul   d5, d4, d9
str    d5, [x14], 8
ldr    d6, [x14, x18, lsl 3]
ldr    d16, [x14, 8]
add    x13, x14, 8
ldr    d7, [x14, x30, lsl 3]
fadd   d17, d6, d16
fadd   d18, d17, d5
fadd   d19, d18, d7
fmul   d20, d19, d9
str    d20, [x15, -24]
```


```
ldr    d21, [x13, x18, lsl 3]
ldr    d23, [x14, 16]
ldr    d22, [x13, x30, lsl 3]
fadd   d24, d21, d23
fadd   d25, d24, d20
fadd   d26, d25, d22
fmul   d27, d26, d9
str    d27, [x14, 8]
ldr    d30, [x15]
ldr    d28, [x16, x18, lsl 3]
ldr    d29, [x16, x30, lsl 3]
fadd   d31, d28, d30
fadd   d2, d31, d27
fadd   d0, d2, d29
fmul   d30, d0, d9
str    d30, [x15, -8]
cmp    x7, x15
bne    .L20
mov    x1, #222    // END MARKER
.byte 213,3,32,31 // END MARKER
```



Gauss-Seidel Method Example

```
mov    x1, #111    // START MARKER
.byte 213,3,32,31 // START MARKER
.L20:
ldr    d31, [x15, x18, lsl 3]
ldr    d0, [x15, 8]
mov    x14, x15
add    x16, x15, 24
ldr    d2, [x15, x30, lsl 3]
add    x15, x15, 32
fadd   d1, d31, d0
fadd   d3, d1, d30
fadd   d4, d3, d2
fmul   d5, d4, d9
str    d5, [x14], 8
ldr    d6, [x14, x18, lsl 3]
ldr    d16, [x14, 8]
add    x13, x14, 8
ldr    d7, [x14, x30, lsl 3]
fadd   d17, d6, d16
fadd   d18, d17, d5
fadd   d19, d18, d7
fmul   d20, d19, d9
str    d20, [x15, -24]
```

```
ldr    d21, [x13, x18, lsl 3]
ldr    d23, [x14, 16]
ldr    d22, [x13, x30, lsl 3]
fadd   d24, d21, d23
fadd   d25, d24, d20
fadd   d26, d25, d22
fmul   d27, d26, d9
str    d27, [x14, 8]
ldr    d30, [x15]
ldr    d28, [x16, x18, lsl 3]
ldr    d29, [x16, x30, lsl 3]
fadd   d31, d28, d30
fadd   d2, d31, d27
fadd   d0, d2, d29
fmul   d30, d0, d9
str    d30, [x15, -8]
cmp    x7, x15
bne    .L20
mov    x1, #222    // END MARKER
.byte 213,3,32,31 // END MARKER
```



Gauss-Seidel Method Example – Output



	Port pressure in cycles									
	0	- 0DV	1	- 1DV	2	3	4	5	CP	LCD
520										
521						0.50	0.50		4.0	
522						0.50	0.50			
523	0.50		0.50							
524	0.33		0.33		0.33					
525						0.50	0.50			
526	0.33		0.33		0.33					
527	0.50		0.50						6.0	
528	0.50		0.50						6.0	6.0
529	0.50		0.50						6.0	6.0
530	0.50		0.50						6.0	6.0
531						0.50	0.50	1.00	4.0	
532						0.50	0.50		4.0	
533						0.50	0.50			
534	0.33		0.33		0.33					
535						0.50	0.50			
536	0.50		0.50						6.0	
537	0.50		0.50						6.0	6.0
538	0.50		0.50						6.0	6.0
539	0.50		0.50						6.0	6.0
540						0.50	0.50	1.00		
541						0.50	0.50			
542						0.50	0.50			
543						0.50	0.50			
544	0.50		0.50							
545	0.50		0.50						6.0	6.0
546	0.50		0.50						6.0	6.0
547	0.50		0.50						6.0	6.0
548						0.50	0.50	1.00		
549						0.50	0.50			
550						0.50	0.50			
551						0.50	0.50			
552	0.50		0.50							
553	0.50		0.50						6.0	6.0
554	0.50		0.50						6.0	6.0
555	0.50		0.50						6.0	6.0
556						0.50	0.50	1.00	4.0	
557	0.33		0.33		0.33					
558										
	9.83		9.83		1.33	8.00	8.00	4.00	100.0	72.0

```

.L20:
ldr d31, [x15, x18, lsl 3]
ldr d0, [x15, 8]
mov x14, x15
add x16, x15, 24
ldr d2, [x15, x30, lsl 3]
add x15, x15, 32
fadd d1, d31, d0
fadd d3, d1, d30
fadd d4, d3, d2
fmul d5, d4, d9
str d5, [x14], 8
ldr d6, [x14, x18, lsl 3]
ldr d16, [x14, 8]
add x13, x14, 8
ldr d7, [x14, x30, lsl 3]
fadd d17, d6, d16
fadd d18, d17, d5
fadd d19, d18, d7
fmul d20, d19, d9
str d20, [x15, -24]
ldr d21, [x13, x18, lsl 3]
ldr d23, [x14, 16]
ldr d22, [x13, x30, lsl 3]
fadd d24, d21, d23
fadd d25, d24, d20
fadd d26, d25, d22
fmul d27, d26, d9
str d27, [x14, 8]
ldr d30, [x15]
ldr d28, [x16, x18, lsl 3]
ldr d29, [x16, x30, lsl 3]
fadd d31, d28, d30
fadd d2, d31, d27
fadd d0, d2, d29
fmul d30, d0, d9
str d30, [x15, -8]
cmp x7, x15
* bne
.L20
    
```

Loop-Carried Dependencies Analysis Report

526	1.0	add	x15, x15, 32	[526]
555	72.0	fmul	d30, d0, d9	[528, 529, 530, 537, 538, 539, 545, 546, 547, 553, 554, 555]

Gauss-Seidel Method Example – Output



	Port pressure in cycles					CP	LCD	
	0 - 0DV	1 - 1DV	2	3	4	5		
520								
521				0.50	0.50	4.0		
522				0.50	0.50			
523	0.50	0.50						
524	0.33	0.33	0.33					
525				0.50	0.50			
526	0.33	0.33	0.33					
527	0.50	0.50				6.0		
528	0.50	0.50				6.0	6.0	
529	0.50	0.50				6.0	6.0	
530	0.50	0.50				6.0	6.0	
531				0.50	0.50	1.00	4.0	
532				0.50	0.50		4.0	
533				0.50	0.50			
534	0.33	0.33	0.33					
535				0.50	0.50			
536	0.50	0.50				6.0		
537	0.50	0.50				6.0	6.0	
538	0.50	0.50				6.0	6.0	
539	0.50	0.50				6.0	6.0	
540				0.50	0.50	1.00		
541				0.50	0.50			
542				0.50	0.50			
543				0.50	0.50			
544	0.50	0.50						
545	0.50	0.50				6.0	6.0	
546	0.50	0.50				6.0	6.0	
547	0.50	0.50				6.0	6.0	
548				0.50	0.50	1.00		
549				0.50	0.50			
550				0.50	0.50			
551				0.50	0.50			
552	0.50	0.50						
553	0.50	0.50				6.0	6.0	
554	0.50	0.50				6.0	6.0	
555	0.50	0.50				6.0	6.0	
556				0.50	0.50	1.00		
557	0.33	0.33	0.33					
558								
	9.83	9.83	1.33	8.00	8.00	4.00	100.0	72.0

```

.L20:
ldr d31, [x15, x18, lsl 3]
ldr d0, [x15, 8]
mov x14, x15
add x16, x15, 24
ldr d2, [x15, x30, lsl 3]
add x15, x15, 32
fadd d1, d31, d0
fadd d3, d1, d30
fadd d4, d3, d2
fmul d5, d4, d9
str d5, [x14], 8
ldr d6, [x14, x18, lsl 3]
ldr d16, [x14, 8]
add x13, x14, 8
ldr d7, [x14, x30, lsl 3]
fadd d17, d6, d16
fadd d18, d17, d5
fadd d19, d18, d7
fmul d20, d19, d9
str d20, [x15, -24]
ldr d21, [x13, x18, lsl 3]
ldr d23, [x14, 16]
ldr d22, [x13, x30, lsl 3]
fadd d24, d21, d23
fadd d25, d24, d20
fadd d26, d25, d22
fmul d27, d26, d9
str d27, [x14, 8]
ldr d30, [x15]
ldr d28, [x16, x18, lsl 3]
ldr d29, [x16, x30, lsl 3]
fadd d31, d28, d30
fadd d2, d31, d27
fadd d0, d2, d29
fmul d30, d0, d9
str d30, [x15, -8]
cmp x7, x15
*
bne .L20
    
```

Block Throughput 2.46 cy

Loop-Carried Dependencies Analysis Report

526	1.0	add	x15, x15, 32	[526]
555	72.0	fmul	d30, d0, d9	[528, 529, 530, 537, 538, 539, 545, 546, 547, 553, 554, 555]

Gauss-Seidel Method Example – Output



	Port pressure in cycles									
	0	- 0DV	1	- 1DV	2	3	4	5	CP	LCD
520										
521						0.50	0.50		4.0	
522						0.50	0.50			
523	0.50		0.50							
524	0.33		0.33		0.33					
525						0.50	0.50			
526	0.33		0.33		0.33					
527	0.50		0.50						6.0	
528	0.50		0.50						6.0	6.0
529	0.50		0.50						6.0	6.0
530	0.50		0.50						6.0	6.0
531						0.50	0.50	1.00	4.0	
532						0.50	0.50		4.0	
533						0.50	0.50			
534	0.33		0.33		0.33					
535						0.50	0.50			
536	0.50		0.50						6.0	
537	0.50		0.50						6.0	6.0
538	0.50		0.50						6.0	6.0
539	0.50		0.50						6.0	6.0
540						0.50	0.50	1.00		
541						0.50	0.50			
542						0.50	0.50			
543						0.50	0.50			
544	0.50		0.50							
545	0.50		0.50						6.0	6.0
546	0.50		0.50						6.0	6.0
547	0.50		0.50						6.0	6.0
548						0.50	0.50	1.00		
549						0.50	0.50			
550						0.50	0.50			
551						0.50	0.50			
552	0.50		0.50							
553	0.50		0.50						6.0	6.0
554	0.50		0.50						6.0	6.0
555	0.50		0.50						6.0	6.0
556						0.50	0.50	1.00	4.0	
557	0.33		0.33		0.33					
558										
	9.83		9.83		1.33	8.00	8.00	4.00	100	72.0

```

.L20:
ldr d31, [x15, x18, lsl 3]
ldr d0, [x15, 8]
mov x14, x15
add x16, x15, 24
ldr d2, [x15, x30, lsl 3]
add x15, x15, 32
fadd d1, d31, d0
fadd d3, d1, d30
fadd d4, d3, d2
fmul d5, d4, d9
str d5, [x14], 8
ldr d6, [x14, x18, lsl 3]
ldr d16, [x14, 8]
add x13, x14, 8
ldr d7, [x14, x30, lsl 3]
fadd d17, d6, d16
fadd d18, d17, d5
fadd d19, d18, d7
fmul d20, d19, d9
str d20, [x15, -24]
ldr d21, [x13, x18, lsl 3]
ldr d23, [x14, 16]
ldr d22, [x13, x30, lsl 3]
fadd d24, d21, d23
fadd d25, d24, d20
fadd d26, d25, d22
fmul d27, d26, d9
str d27, [x14, 8]
ldr d30, [x15]
ldr d28, [x16, x18, lsl 3]
ldr d29, [x16, x30, lsl 3]
fadd d31, d28, d30
fadd d2, d31, d27
fadd d0, d2, d29
fmul d30, d0, d9
str d30, [x15, -8]
cmp x7, x15
bne *
.L20
    
```

Block Throughput	2.46 cy
Critical Path	25.0 cy

Loop-Carried Dependencies Analysis Report

526	1.0	add	x15, x15, 32	[526]
555	72.0	fmul	d30, d0, d9	[528, 529, 530, 537, 538, 539, 545, 546, 547, 553, 554, 555]

Gauss-Seidel Method Example – Output



	Port pressure in cycles								CP	LCD
	0	- 0DV	1	- 1DV	2	3	4	5		
520										
521						0.50	0.50		4.0	
522						0.50	0.50			
523	0.50		0.50							
524	0.33		0.33		0.33					
525						0.50	0.50			
526	0.33		0.33		0.33					
527	0.50		0.50						6.0	
528	0.50		0.50						6.0	6.0
529	0.50		0.50						6.0	6.0
530	0.50		0.50						6.0	6.0
531						0.50	0.50	1.00	4.0	
532						0.50	0.50		4.0	
533						0.50	0.50			
534	0.33		0.33		0.33					
535						0.50	0.50			
536	0.50		0.50						6.0	
537	0.50		0.50						6.0	6.0
538	0.50		0.50						6.0	6.0
539	0.50		0.50						6.0	6.0
540						0.50	0.50	1.00		
541						0.50	0.50			
542						0.50	0.50			
543						0.50	0.50			
544	0.50		0.50							
545	0.50		0.50						6.0	6.0
546	0.50		0.50						6.0	6.0
547	0.50		0.50						6.0	6.0
548						0.50	0.50	1.00		
549						0.50	0.50			
550						0.50	0.50			
551						0.50	0.50			
552	0.50		0.50							
553	0.50		0.50						6.0	6.0
554	0.50		0.50						6.0	6.0
555	0.50		0.50						6.0	6.0
556						0.50	0.50	1.00		
557	0.33		0.33		0.33					
558										
	9.83		9.83		1.33	8.00	8.00	4.00	100	72

```


.L20:
ldr d31, [x15, x18, lsl 3]
ldr d0, [x15, 8]
mov x14, x15
add x16, x15, 24
ldr d2, [x15, x30, lsl 3]
add x15, x15, 32
fadd d1, d31, d0
fadd d3, d1, d30
fadd d4, d3, d2
fmul d5, d4, d9
str d5, [x14], 8
ldr d6, [x14, x18, lsl 3]
ldr d16, [x14, 8]
add x13, x14, 8
ldr d7, [x14, x30, lsl 3]
fadd d17, d6, d16
fadd d18, d17, d5
fadd d19, d18, d7
fmul d20, d19, d9
str d20, [x15, -24]
ldr d21, [x13, x18, lsl 3]
ldr d23, [x14, 16]
ldr d22, [x13, x30, lsl 3]
fadd d24, d21, d23
fadd d25, d24, d20
fadd d26, d25, d22
fmul d27, d26, d9
str d27, [x14, 8]
ldr d30, [x15]
ldr d28, [x16, x18, lsl 3]
ldr d29, [x16, x30, lsl 3]
fadd d31, d28, d30
fadd d2, d31, d27
fadd d0, d2, d29
fmul d30, d0, d9
str d30, [x15, -8]
cmp x7, x15
bne
.L20
    
```

Block Throughput	2.46 cy
Critical Path	25.0 cy
Loop-Carried Dep.	18.0 cy

Loop-Carried Dependencies Analysis Report

526	1.0	add	x15, x15, 32	[526]
555	72.0	fmul	d30, d0, d9	[528, 529, 530, 537, 538, 539, 545, 546, 547, 553, 554, 555]

Gauss-Seidel Method Example – Output



Results & Comparison

Architecture	Unroll factor	Measured		Prediction [cy/it]									
				OSACA			IACA			LLVM-MCA			
		MLUP/s	cy/it	TP	LCD	CP	TP	LCD	CP	TP	LCD	CP	
Intel Cascade Lake X	4x	178.3	14.02	2.19	14.0	18.0	2.0 (14.0)				2.0	14.75	19.0
AMD Zen	4x	194.4	11.83	2.0	11.5	15.0					3.0	18.0	24.0
Marvell ThunderX2	4x	118.9	18.50	2.46	18.0	25.0							

Results & Comparison

Architecture	Unroll factor	Measured		Prediction [cy/it]									
				OSACA			IACA			LLVM-MCA			
				MLUP/s	cy/it	TP	LCD	CP	TP	LCD	CP	TP	LCD
Intel Cascade Lake X	4x	178.3	14.02	2.19	14.0	18.0	2.0 (14.0)				2.0	14.75	19.0
AMD Zen	4x	194.4	11.83	2.0	11.5	15.0					3.0	18.0	24.0
Marvell ThunderX2	4x	118.9	18.50	2.46	18.0	25.0							

Results & Comparison

Architecture	Unroll factor	Measured		Prediction [cy/it]									
				OSACA			IACA			LLVM-MCA			
				MLUP/s	cy/it	TP	LCD	CP	TP	LCD	CP	TP	LCD
Intel Cascade Lake X	4x	178.3	14.02	2.19	14.0	18.0	2.0 (14.0)				2.0	14.75	19.0
AMD Zen	4x	194.4	11.83	2.0	11.5	15.0					3.0	18.0	24.0
Marvell ThunderX2	4x	118.9	18.50	2.46	18.0	25.0							

Results & Comparison

Architecture	Unroll factor	Measured		Prediction [cy/it]									
				OSACA			IACA			LLVM-MCA			
				MLUP/s	cy/it	TP	LCD	CP	TP	LCD	CP	TP	LCD
Intel Cascade Lake X	4x	178.3	14.02	2.19	14.0	18.0	2.0 (14.0)				2.0	14.75	19.0
AMD Zen	4x	194.4	11.83	2.0	11.5	15.0					3.0	18.0	24.0
Marvell ThunderX2	4x	118.9	18.50	2.46	18.0	25.0							

- **Automatic extraction, throughput and critical path analysis**
- **Cross-platform (Intel, AMD, ARM)**
- **Accurate predictions**
- **Open Source**
- **Allows architectural exploration**

- **Support of hidden dependencies**
- **More precise LCD analysis**
- **Support new micro-architectures (Zen 2, Power 9, ...)**
- **More precise latency analysis for FMA instructions**
- **Considering ROB, register renaming, retirement, ...**
- **Optimally balanced port utilization**

- **Support of hidden dependencies**
- **More precise LCD analysis**
- **Support new micro-architectures (Zen 2, Power 9, ...)**
- **More precise latency analysis for FMA instructions**
- **Considering ROB, register renaming, retirement, ...**
- **Optimally balanced port utilization** ✓

- Support of hidden dependencies
- More precise LCD analysis
- Support new micro-architectures (Zen 2, Power 9, ...)
- More precise latency analysis for FMA instructions
- Considering ROB, register renaming, retirement, ...
- Optimally balanced port utilization ✓



github.com/RRZE-HPC/OSACA



Reproduce at: <https://github.com/RRZE-HPC/OSACA-CP-2019/>